

CLAIMS

What is claimed is:

- 1 1. A circuit for measuring timing uncertainties in a clock signal, said circuit
2 comprising:
3 a local clock buffer receiving a global clock and providing a local clock;
4 a delay line receiving said local clock, said local clock traversing said delay line
5 and being provided as an output at output taps along said traversed delay line; and
6 a register clocked by said local clock and capturing the state of said output taps,
7 progression of said local clock through said delay line being captured in said register.
- 1 2. A circuit as in claim 1 wherein said delay line is at least 3 global clock cycles
2 long.
- 1 3. A circuit as in claim 2 wherein said delay line taps are evenly spaced along said
2 delay line and a clock edge in said delay line is identified by a matched state at a pair of
3 adjacent said delay line taps.
- 1 4. A circuit as in claim 1 further comprising:
2 a multiplexor receiving said local clock and a remote clock, said multiplexor
3 selectively providing said local clock and said remote clock to said delay line.
- 1 5. A circuit as in claim 4 wherein said local clock is a complementary pair of local
2 clocks, said delay line receiving a first local clock of said complementary pair of local
3 clocks and a said remote clock is a remote said first local clock from a second said circuit
4 as in claim 4.

- 1 6. A circuit as in claim 4 wherein said delay line is a number (N) of series connected
2 inverters, an output of said multiplexor being an input to said series connected inverters.
- 1 7. A circuit as in claim 6 wherein said register is an N bit register, each bit receiving
2 an output of one of said series connected inverters.
- 1 8. A circuit as in claim 6 wherein one of said series connected inverters is an
2 adjustable delay inverter selectably varying delay in said delay line.
- 1 9. A circuit as in claim 4 wherein said register is an N bit register, said circuit further
2 comprising:
3 a second register, said second register being an N-1 bit register selectively
4 receiving the contents of said N bit register.
- 1 10. A circuit as in claim 9, said circuit further comprising:
2 a compare receiving the contents of said second register and detecting clock edges
3 falling outside of an acceptable range.
- 1 11. A circuit as in claim 10 wherein said compare
2 compares second register bit patterns against a selectable signature bit pattern
3 indicating expected edge locations, and
4 generates an interrupt signal for a service processor if a clock edge is determined
5 to occur other than in an expected edge location.
- 1 12. A circuit as in claim 9 further comprising:
2 an adjustable delay receiving an output from said multiplexor and selectably
3 delaying said output, said selectably delayed output being a time shifted one of said local
4 clock and said remote clock.

- 1 13. A circuit as in claim 9 wherein contents of said second register may be held over a
2 selected number of clock cycles.
- 1 14. A circuit as in claim 9 wherein contents of said second register may be shifted out
2 in a functional shift without stopping the clocks or using a scan path.
- 1 15. A circuit as in claim 9 wherein clock edges may be accumulated over a selected
2 number of clock cycles.
- 1 16. A circuit as in claim 15 wherein accumulated said clock edges indicate a clock
2 jitter range.
- 1 17. A circuit as in claim 16 wherein accumulated said clock edges indicate clock
2 skew and power supply noise related timing uncertainty in each cycle.
- 1 18. A circuit as in claim 4 measuring jitter, skew and power supply noise related
2 timing uncertainty in each cycle.
- 1 19. A circuit as in claim 4 further comprising a start counter delaying data logging
2 until after a selected number of clock cycles.
- 1 20. A circuit for measuring timing uncertainties in a clocked data path, said circuit
2 comprising a cross coupled pair of timing variation measurement circuits, each of said
3 cross coupled pair comprising:
4 a local clock buffer receiving a global clock and providing a complementary pair
5 of local clocks;
6 a multiplexor receiving a first local clock of said complementary pair of local
7 clocks and a remote clock, said remote clock being said first local clock from another of

8 said cross coupled pair, said multiplexor selectively providing said first local clock and
9 said remote clock as a multiplexor output;
10 a delay line receiving a timing signal from said multiplexor output, said timing
11 signal traversing said delay line and being provided as an output at output taps along said
12 traversed delay line; and
13 a capture register clocked by said complementary pair, connected to said output
14 taps and receiving said output from said output taps, progression of said timing being
15 captured in said capture register.

1 21. A circuit as in claim 20 wherein each said delay line is at least 3 clock cycles
2 long.

1 22. A circuit as in claim 21 wherein said delay line taps are evenly spaced along said
2 each delay line and a timing signal edge in said delay line is identified by a matched pair
3 of adjacent said delay line taps.

1 23. A circuit as in claim 21 wherein each said delay line is a number (N) of series
2 connected inverters, an output of said multiplexor being provided to said series connected
3 inverters.

1 24. A circuit as in claim 23 wherein each said capture register is an N bit register, an
2 input to each bit of said each capture register is connected to an output of one of said
3 series connected inverters.

1 25. A circuit as in claim 24 wherein one of said series connected inverters is an
2 adjustable delay inverter selectably varying delay in said delay line.

- 1 26. A circuit as in claim 24, each of said cross coupled pair further comprising:
2 a second register, said second register being an N-1 bit register selectively
3 receiving the contents of said N bit register; and
4 a compare receiving the contents of said second register and detecting clock edges
5 falling outside of an acceptable range.
- 1 27. A circuit as in claim 26 wherein said compare
2 compares capture register bit patterns against a selectable signature bit pattern
3 indicating expected edge locations, and
4 generates an interrupt signal to a service processor if a clock edge is determined to
5 occur other than in an expected edge location.
- 1 28. A circuit as in claim 26, each of said cross coupled pair further comprising:
2 data logging control logic receiving a hold control signal selectively holding
3 contents of said second register over a selected number of clock cycles and a sticky input
4 accumulating clock edges in said second register over a selected number of clock cycles.
- 1 29. A circuit as in claim 28 measuring jitter, skew and power supply noise related
2 timing uncertainty in each cycle.
- 1 30. A circuit as in claim 25 further comprising a start counter delaying data logging
2 until after a selected number of clock cycles.
- 1 31. A method of characterizing circuit sensitivity to supply noise, said method
2 comprising the steps of:
3 a) determining a baseline circuit delay;
4 b) reducing circuit supply voltage by a selected voltage step;
5 c) determining a circuit delay at the reduced said supply voltage;
6 d) determining whether said reduced supply voltage is at a lower limit; and,

7 e) returning to reducing step (b) until said lower limit is found in determining
8 step (e).

1 32. A method of characterizing circuit sensitivity to supply noise as in claim 31, said
2 method further comprising the steps of:

3 f) increasing circuit supply voltage by a selected voltage step;
4 g) determining a circuit delay at the increased said supply voltage;
5 h) determining whether said increased supply voltage is at an upper limit;
6 and,
7 j) returning to increasing step (f) until said upper limit is found in
8 determining step (h).

1 33. A method of characterizing circuit sensitivity to supply noise as in claim 32,
2 wherein said circuit delay determined in steps (c) and (g) is an inverter count indicating a
3 number of inverters traversed by a signal propagating through a series of inverters and
4 said method further comprising the step of:

5 k) determining an inverter to supply voltage change relationship.

1 34. A method of characterizing supply noise comprising characterizing circuit
2 sensitivity to supply noise as in claim 33, said method further comprising the steps of:

3 l) locating a supply noise event; and
4 m) scanning through said supply noise event and logging said inverter count
5 at each cycle during said supply noise event.

1 35. A method of characterizing supply noise comprising characterizing circuit
2 sensitivity to supply noise as in claim 34, wherein the scanning step (m) comprises the
3 step of:

4 i) determining said inverter count after a first number (N) of cycles;

5 ii) incrementing said number and determining said inverter count after the
6 incremented said number;
7 iii) checking whether said incremented number indicates that said supply
8 noise event has passed; and,
9 iv) returning to incrementing step (ii) until in step (iii) said supply noise event
10 is determined to have passed.